Sergi Alcaide Portet
Open Menu
Close Menu
Home
Publications
Track Record
Projects
Timing Interference & Validation
Multicore & MPSoC
SafeTI: A Hardware Traffic Injector for Complex MPSoC Platform Validation and Characterization
f.-fuentes
•
Jan 1, 2024
•
1 min read
Read more
Timing Interference & Validation
SafeTI Traffic Injector Enhancement for Effective Interference Testing in Critical Real-Time Systems
f.-fuentes
•
Jan 1, 2023
•
1 min read
Read more
Timing Interference & Validation
Black-Box IP Validation with the SafeTI Traffic Injector: A Success Story
f.-fuentes
•
Jan 1, 2023
•
1 min read
Read more
Space Applications
SafeSU-2: a Safe Statistics Unit for Space MPSoCs
g.-cabo
•
Jan 1, 2022
•
1 min read
Read more
Multicore & MPSoC
SafeTI: a Hardware Traffic Injector for MPSoC Functional and Timing Validation
o.-sala
•
Jun 1, 2021
•
1 min read
Read more
Multicore & MPSoC
SafeSU: an Extended Statistics Unit for Multicore Timing Interference
g.-cabo
•
May 1, 2021
•
1 min read
Read more