Sergi Alcaide Portet
Open Menu
Close Menu
Bio
Publications
Experience
Projects
J. Abella
SafeDX: Standalone Modules Providing Diverse Redundancy for~Safety-Critical Applications (163812666)
r.-canal
•
Jan 1, 2022
•
1 min read
Read more
SafeDM: a Hardware Diversity Monitor for Redundant Execution on Non-Lockstepped Cores (163812672)
f.-bas
•
Jan 1, 2022
•
1 min read
Read more
SafeDE: A Low-Cost Hardware Solution to Enforce Diverse Redundancy in Multicores (163812686)
f.-bas
•
Jan 1, 2022
•
1 min read
Read more
END-TO-END QOS FOR THE OPEN SOURCE SAFETY-RELEVANT RISC-V SELENE PLATFORM (163812675)
p.-andreu
•
Jan 1, 2022
•
1 min read
Read more
De-RISC: A Complete RISC-V Based Space-Grade Platform (163812676)
n.-wessman
•
Jan 1, 2022
•
1 min read
Read more
Achieving Diverse Redundancy for GPU Kernels (163812671)
Dr. Sergi Alcaide Portet
•
Jan 1, 2022
•
1 min read
Read more
SafeTI (108230568): a Hardware Traffic Injector for MPSoC Functional and Timing Validation
o.-sala
•
Jun 1, 2021
•
1 min read
Read more
SafeDE (108230650): a flexible Diversity Enforcement hardware module for light-lockstepping
f.-bas
•
Jun 1, 2021
•
1 min read
Read more
Security, Reliability and Test Aspects of the RISC (108230697)-V Ecosystem
j.-abella
•
May 1, 2021
•
1 min read
Read more
SafeSU (108230728): an Extended Statistics Unit for Multicore Timing Interference
g.-cabo
•
May 1, 2021
•
1 min read
Read more
« Previous
Next »